b229c120f7
Unlike MT8186/MT8188/MT8192/MT8195, MT8196 has 5 EINT base registers, each with a different number of EINT bits. In preparation for the upcoming MT8196 EINT unmasking support, replace the `eint_event_reg` struct (which has a hardcoded register number) with an array `eint_event` to specify the EINT base register(s). BUG=none TEST=emerge-geralt coreboot BRANCH=none Change-Id: I86fd3109c9ff72f33b9fea45587d012b003a34ba Signed-off-by: Yu-Ping Wu <yupingso@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/86033 Reviewed-by: Yidi Lin <yidilin@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> |
||
|---|---|---|
| .. | ||
| include/soc | ||
| apusys.c | ||
| apusys_devapc.c | ||
| bootblock.c | ||
| chip.h | ||
| ddp.c | ||
| devapc.c | ||
| dp_intf.c | ||
| emi.c | ||
| gpio.c | ||
| hdmi.c | ||
| i2c.c | ||
| Kconfig | ||
| Makefile.mk | ||
| msdc.c | ||
| mt6315.c | ||
| mt6359p.c | ||
| mt6360.c | ||
| mt6691.c | ||
| mtcmos.c | ||
| pcie.c | ||
| pll.c | ||
| pmif_clk.c | ||
| pmif_spi.c | ||
| pmif_spmi.c | ||
| scp.c | ||
| soc.c | ||
| spi.c | ||
| spm.c | ||
| usb.c | ||
| wdt.c | ||