Jimmy Zhang 0a72f1b704 ryu: Add three more full LPDDR3 SDRAM BCTs ... Add in the following BCTs to source code tree: Hynix 4GB 924MHz BCT Micron 4GB 924MHz BCT Samsung 4GB 924MHz BCT BUG=none BRANCH=none TEST=Built and tested Micron 924 bct on A44 board with Elpida memory chip. Change-Id: I9e5b54c3eb7ee4c4010b5aaf5dad030eba75108b Signed-off-by: Jimmy Zhang <jimmzhang@nvidia.com> Reviewed-on: https://chromium-review.googlesource.com/210872 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Tom Warren <twarren@nvidia.com>		2014-08-04 23:38:15 +00:00
..
arch	arm: add _end symbol to bootblock.ld	2014-08-04 16:34:12 +00:00
console
cpu	haswell: Update microcode revision	2014-07-29 04:37:18 +00:00
device
drivers	vboot2: read secdata and nvdata	2014-07-23 02:29:18 +00:00
ec	vboot2: read dev and recovery switch	2014-07-02 00:45:22 +00:00
include	Publish the board ID value in coreboot table, when configured	2014-07-30 23:41:05 +00:00
lib	Include board ID calculations only when necessary	2014-07-30 23:41:10 +00:00
mainboard	ryu: Add three more full LPDDR3 SDRAM BCTs	2014-08-04 23:38:15 +00:00
northbridge
soc	tegra132: introduce romstage_mainboard_init()	2014-08-04 16:34:47 +00:00
southbridge
superio
vendorcode	vboot: Update VBOOT_CFLAGS to include rmodules ccopts	2014-07-30 03:09:55 +00:00
Kconfig	Enable publishing of board ID where supported	2014-07-30 23:41:23 +00:00