erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Duncan Laurie e245a05d87 baytrail: IOSF write functions need to set data before control 
The data needs to be available in the register before the control
bits are set to make the write happen.

BUG=chrome-os-partner:23507
BRANCH=rambi
TEST=successfully ungate power on PUNIT on rambi

Change-Id: I8fae60d5385ce9a401c1dec9cbb39b70d157a6c2
Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/174898
Reviewed-by: Stefan Reinauer <reinauer@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
2013-10-29 15:17:25 +00:00
..
arch nyan: tegra124: Enable I, D and L2 caches in romstage. 2013-10-29 02:59:07 +00:00
console ARM: Generalize armv7 as arm. 2013-10-02 09:18:44 +00:00
cpu x86: Add SMM helper functions to MP infrastructure 2013-10-23 04:08:19 +00:00
device ARM: Generalize armv7 as arm. 2013-10-02 09:18:44 +00:00
drivers drivers/gma: remove unused code 2013-10-11 20:36:54 +00:00
ec chromeec: Implement full battery workaround at 6% 2013-09-16 23:31:17 +00:00
include rmodule: consolidate rmodule stage loading 2013-10-24 18:06:13 +00:00
lib cbfs: fix load_stage_from_cbfs() for CONFIG_RELOCATABLE_RAMSTAGE 2013-10-25 00:28:56 +00:00
mainboard tegra and tegra124: Bring up graphics 2013-10-29 14:21:41 +00:00
northbridge haswell: Report x32 memory as "x8 or x32" 2013-10-23 21:27:19 +00:00
soc baytrail: IOSF write functions need to set data before control 2013-10-29 15:17:25 +00:00
southbridge lynxpoint: Allow to always route USB3 ports to XHCI 2013-10-22 21:42:00 +00:00
superio Drop prototype guarding for romcc 2013-05-10 11:55:20 -07:00
vendorcode rmodule: consolidate rmodule stage loading 2013-10-24 18:06:13 +00:00
Kconfig x86: add HAVE_REFCODE_BLOB option 2013-10-24 18:06:07 +00:00