erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/include
History
Li-Ta Lo 79ff9ed5cc MSR names for L2 cache init
2000-12-06 10:58:20 +00:00
..
cpu MSR names for L2 cache init 2000-12-06 10:58:20 +00:00
linux Simplified tty for argument passing to kernel 2000-10-18 17:21:31 +00:00
pc80 Code reorg 2000-10-16 23:47:28 +00:00
params.h Code reorg 2000-10-16 23:47:28 +00:00
pci-i386.h Code reorg 2000-10-16 23:47:28 +00:00
pci.h Fixes so we don't use any of the standard include paths 2000-10-17 22:58:51 +00:00
pci_ids.h reorg 2000-10-17 03:24:23 +00:00
pciconf.h Code reorg 2000-10-16 23:47:28 +00:00
printk.h Debug message is disabled by default now. If you want to show the message, 2000-12-01 08:59:47 +00:00
serial_subr.h Code reorg 2000-10-16 23:47:28 +00:00
string.h Fixes so we don't use any of the standard include paths 2000-10-17 22:58:51 +00:00
subr.h use TSC to minotoring the performance of LinuxBIOS 2000-12-02 05:48:29 +00:00
types.h basic types 2000-10-18 17:20:39 +00:00