erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Tony Huang 1172a4e6ee mb/google/brya/var/yavilla: Set LGD touchscreen HID address to 0x01 
Follow vendor design change.

BUG=b:483762467
TEST=build nissa coreboot image
     touchscreen is working

Change-Id: I5aaf45ccd8f930fb503a39dd9f66a913f1722297
Signed-off-by: Tony Huang <tony-huang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/91682
Reviewed-by: Eric Lai <ericllai@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2026-03-17 15:46:39 +00:00
..
acpi
arch memlayout: Introduce PRERAM and POSTRAM TTB regions 2026-03-10 12:23:07 +00:00
commonlib cpu/x86/smm: add OPAL S3 CBMEM scratch 2026-03-13 16:44:04 +00:00
console
cpu cpu/x86/smm: add OPAL S3 CBMEM scratch 2026-03-13 16:44:04 +00:00
device dram/ddr3: Add speed in MT/s 2026-02-19 19:20:43 +00:00
drivers Makefile.mk: generate EDK2 update capsule 2026-03-16 19:51:14 +00:00
ec starlabs: drop CMOS option tables 2026-03-04 09:25:46 +00:00
include cpu/x86/smm: add OPAL S3 CBMEM scratch 2026-03-13 16:44:04 +00:00
lib src/lib: Generate spd.hex from JSON at build time 2026-03-12 20:41:38 +00:00
mainboard mb/google/brya/var/yavilla: Set LGD touchscreen HID address to 0x01 2026-03-17 15:46:39 +00:00
northbridge nb/intel/broadwell/acpi.c: Use Haswell's file 2026-03-04 16:49:22 +00:00
sbom
security
soc soc/mediatek/mt8196: Change dsi-phy1 & dsi-phy2 control method 2026-03-14 10:47:03 +00:00
southbridge sb/intel/wildcatpoint/pcie.c: Reorder some steps 2026-03-06 20:06:58 +00:00
superio sio/nuvoton/nct6776: Switch to common init code 2026-02-19 19:19:43 +00:00
vendorcode vc/amd/opensil/phoenix_poc: Adjust headers from Genoa to Phoenix 2026-03-13 16:43:43 +00:00
Kconfig Kconfig: move IOAPIC option to x86 Kconfig 2026-03-07 20:57:24 +00:00