Nicholas Chin 0e5d1d29bd soc/intel/skylake: Expand USB OC pins enum to OC7 ... Currently, the overcurrent pin enum is only defined up to OC5. However, PCH-H chips support up to OC7 according to the 100 and 200 Series PCH datasheets [1][2]. [1] Intel document 332690 [2] Intel document 335192 Change-Id: Ie35612eeaed2196caccc514429c7d80f84cf09a8 Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/88159 Reviewed-by: Michał Kopeć <michal.kopec@3mdeb.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>		2025-06-24 04:25:53 +00:00
..
amd	soc/amd/glinda: Don't let OS put debug UART into D3	2025-06-04 18:00:06 +00:00
cavium	soc/cavium: Fix non matching types	2024-08-30 07:34:47 +00:00
example/min86	soc: Add SPDX license headers to Kconfig files	2024-02-18 02:03:37 +00:00
ibm/power9	3rdparty/open-power-signing-utils: add SecureBoot utility for OpenPOWER	2024-09-06 13:55:50 +00:00
intel	soc/intel/skylake: Expand USB OC pins enum to OC7	2025-06-24 04:25:53 +00:00
mediatek	soc/mediatek/mt8189: Remove ulposc1 hardware calibration	2025-06-21 10:08:28 +00:00
nvidia	arch/arm: Add a few ARM targets as supported by CLANG	2024-08-23 10:40:01 +00:00
qualcomm	soc/qc/x1p42100: Allow building QC platform without upstream blobs	2025-06-23 02:06:14 +00:00
rockchip	arch/arm: Add a few ARM targets as supported by CLANG	2024-08-23 10:40:01 +00:00
samsung	samsung/exynos5250: Replace 'unsigned long int' by 'unsigned long'	2025-01-15 08:32:16 +00:00
sifive	tree: Remove unused <assert.h>	2024-11-19 00:40:04 +00:00
ti	soc/ti/am335x: Remove superfluous formats	2024-08-02 14:45:13 +00:00
ucb/riscv	soc/riscv/ucb: Switch to FDT parsing to get memory size	2025-02-26 17:11:09 +00:00
xilinx	soc/xilinx/zynq7000: Initial Xilinx Zynq 7000 SoC bringup	2025-01-23 00:41:01 +00:00