Update header files for FSP for Panther Lake platform to FSP 3272_04
from FSP 3182_01
Details:
-Update FspmUpd.h: Add below variable
-MsHashInterleaveBit, MsHashMask, LogoPixelHeight, LogoPixelWidth,
LogoXPosition, VgaGraphicsMode12ImagePtr, LogoYPosition,
IsWckIdleExitEnabled, ChannelToCkdQckMapping, PhyClockToCkdDimm
-Update FspsUpd.h: Update the definition of PchTsnEnable
-Update MemInfoHob.h:
- Add structure for RMT_VAR and related defintions.
BUG=b:435593291
TEST=Able to build google/fatcat with the partial header changes
Change-Id: Ibd9f32798e07d53a7e0e12b5828435c6d70f5f57
Signed-off-by: Alok Agarwal <alok.agarwal@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88632
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Dinesh Gehlot <digehlot@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
|
||
|---|---|---|
| .. | ||
| amd | ||
| cavium | ||
| eltan | ||
| intel | ||
| mediatek | ||
| siemens | ||
| wuffs | ||
| Makefile.mk | ||
| README.md | ||
The files in the coreboot src/vendorcode subdirectory are supplied by various hardware and software vendors to support their platforms. While these directories and files are a part of the coreboot project, their licenses, coding styles, and maintenance may be significantly different than the rest of the coreboot codebase.
By contributing these directories and files to the coreboot codebase, the authors and copyright holders have agreed to the use and modification of these files by the coreboot community, however the final ownership and responsibility still remains with the company that contributed the files.
The ideal goal would be to properly integrate these files into coreboot proper. But such undertakings should be coordinated with the owners. Community modification should in general be limited to fixing issues and adding functionality.
Licenses for the files were determined by the copyright holder when the files were contributed. All files here must have an open source license compatible with coreboot's GPL v2.