erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/fatcat/var/felino: Modify the overridetree.cb for starting ssd

Browse source 
Modify the overridetree.cb configuration to make the SSD effective.

BUG=b:388982526
TEST=abuild -v -a -x -c max -p none -t google/fatcat -b felino

Change-Id: I5d9219e0964ce1f2c8be6a37f93ead04943421d9
Signed-off-by: Tongtong Pan <pantongtong@huaqin.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86098
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Weimin Wu <wuweimin@huaqin.corp-partner.google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Tongtong Pan 2025-01-22 14:04:21 +08:00 • committed by Subrata Banik
commit 7673faea71
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/google/fatcat/variants/felino/overridetree.cb
View file

@ -184,13 +184,13 @@ chip soc/intel/pantherlake
device ref pcie_rp9 on
register "pcie_rp[PCIE_RP(9)]" = "{
.clk_src = 1,
.clk_req = 1,
.clk_src = 0,
.clk_req = 0,
.flags = PCIE_RP_CLK_REQ_DETECT | PCIE_RP_LTR | PCIE_RP_AER,
}"
chip soc/intel/common/block/pcie/rtd3
register "is_storage" = "true"
register "srcclk_pin" = "1"
register "srcclk_pin" = "0"
device generic 0 on end
end
end # Gen5 SSD