erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Revert "UPSTREAM: soc/intel/pantherlake: Update PlatformDebugOption to Trace Ready"

Browse source 
This default configuration caused a problem where USB devices connected
behind a powered hub and/or Servo v4.1 were not detected.

Reverting this change restores the previous behavior where Trace Hub
and DCI are disabled by default, resolving the USB detection issue.

BUG=b:384453901
TEST=Able to boot google/fatcat using USB storage behind servo v4.1

This reverts commit 1ed186fbff84386e0196dd30dd7bc89b8fec2cec.

Change-Id: I1a0f66d7ddf84622820f82c559d7d6b846ba3a7d
Signed-off-by: Subrata Banik <subratabanik@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86105
Reviewed-by: Jamie Ryu <jamie.m.ryu@intel.com>
Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com>
Reviewed-by: Bora Guvendik <bora.guvendik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Pranava Y N <pranavayn@google.com>
Reviewed-by: Gaggery Tsai <gaggery.tsai@intel.com>
This commit is contained in:
Subrata Banik 2025-01-22 16:32:13 +05:30
commit 715d461401
1 changed files with 0 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/soc/intel/pantherlake/Kconfig
View file

@ -95,7 +95,6 @@ config SOC_INTEL_PANTHERLAKE_BASE
select SOC_INTEL_CSE_LITE_PSR if MAINBOARD_HAS_CHROMEOS && SOC_INTEL_CSE_LITE_SKU
select SOC_INTEL_CSE_SEND_EOP_LATE if !MAINBOARD_HAS_CHROMEOS
select SOC_INTEL_CSE_SET_EOP
select SOC_INTEL_DEBUG_CONSENT # TODO: Remove the safe setting for ES SoC
select SOC_INTEL_GFX_NON_PREFETCHABLE_MMIO
select SOC_INTEL_IOE_DIE_SUPPORT
select SOC_INTEL_MEM_MAPPED_PM_CONFIGURATION