erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/trulo/var/pujjolo: Enable fivr settings

Browse source 
Add fivr related setting based on schematics 500E_S3A0_TWL_MB_FVT_20250527.pdf

BUG=b:437881361
TEST=Build and boot to OS, check suspend funtion work fine using
suspend_stress_test -c 5 command.

Change-Id: I6c7f2807cc6a9c7c82e28d26205b33d068792522
Signed-off-by: Luca Lai <luca.lai@lcfc.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88907
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
Luca Lai 2025-08-23 00:06:30 +08:00 • committed by Subrata Banik
commit 6781f458ee
1 changed files with 4 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/google/brya/variants/pujjolo/overridetree.cb
View file

@ -91,6 +91,10 @@ chip soc/intel/alderlake
register "pch_hda_sdi_enable[0]" = "true"
register "pch_hda_sdi_enable[1]" = "true"
# Configure external V1P05/Vnn/VnnSx Rails for Pujjolo
register "ext_fivr_settings" = "{
.configure_ext_fivr = 1,
}"
# Intel Common SoC Config
#+-------------------+---------------------------+