erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/qualcomm/x1p42100: Use SPMI driver

Browse source 
Use SPMI PMIC ARB driver to communicate with SPMI slave devices.

BUG=b:438004604
TEST=Communicate with SPMI slaves.

Change-Id: I44b7249d82abdbb82cb53d9c9aa04ce8bbff068b
Signed-off-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88927
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Kapil Porwal 2025-08-25 09:38:33 +05:30 • committed by Subrata Banik
commit 17a88540fd
2 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/soc/qualcomm/x1p42100/Makefile.mk
View file

@ -36,6 +36,7 @@ romstage-y += qclib.c
romstage-y += mmu.c
romstage-y += ../common/aop_load_reset.c
romstage-$(CONFIG_DRIVERS_UART) += ../common/qupv3_uart.c
romstage-y += ../common/spmi.c
################################################################################
ramstage-y += soc.c

9
src/soc/qualcomm/x1p42100/include/soc/addressmap.h
View file

@ -113,4 +113,13 @@
#define TCSR_GCC_PCIE_4L_CLKREF_EN_PCIE_ENABLE ((void *)0x1FD512C)
#define TCSR_PCIE_CTRL_4LN_CONFIG_SEL ((void *)0x1FDA000)
/* SPMI PMIC ARB */
#define SPMI_PMIC_ARB_CORE_BASE 0x0C400000
#define FIRST_APID_MAP_OFFSET 0x2000
#define LAST_APID_MAP_OFFSET 0x3000
#define SPMI_PMIC_ARB_APID_COUNT ((LAST_APID_MAP_OFFSET - FIRST_APID_MAP_OFFSET) / 4)
#define SPMI_PMIC_ARB_APID_MAP_BASE (SPMI_PMIC_ARB_CORE_BASE + FIRST_APID_MAP_OFFSET)
#define SPMI_PMIC_ARB_CHANNEL_BASE 0x0C500000
#define SPMI_PMIC_ARB_CHANNEL_SIZE 0x1000
#endif /* __SOC_QUALCOMM_X1P42100_ADDRESS_MAP_H__ */