erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/siemens/mc_ehl6: Enable PTM for all enabled PCIe RPs

Browse source 
Enable PCIe PTM (Precision Time Measurement) for all enabled PCIe root
ports. The time synchronization is mainly necessary for stable timing to
PLC.

TEST
Boot in a standard linux OS and check if PTM ist enabled for active RPs
via lspci -vv -s 00:1c.0..6 | grep PTM

Change-Id: I965ab349c07158d0c69b9112571aa98575eada77
Signed-off-by: Uwe Poeche <uwe.poeche@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/90084
Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kilian Krause <kilian.krause@siemens.com>
This commit is contained in:
Uwe Poeche 2025-07-10 13:08:19 +02:00 • committed by Matt DeVillier
commit 43d5f70576
1 changed files with 7 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
src/mainboard/siemens/mc_ehl/variants/mc_ehl6/devicetree.cb
View file

@ -68,6 +68,13 @@ chip soc/intel/elkhartlake
register "PcieRpLtrDisable[4]" = "true"
register "PcieRpLtrDisable[6]" = "true"
# Enable PCIe PTM (Precision Time Measurement) for all PCIe root ports
register "PciePtm[0]" = "true"
register "PciePtm[1]" = "true"
register "PciePtm[2]" = "true"
register "PciePtm[4]" = "true"
register "PciePtm[6]" = "true"
# Storage (SDCARD/EMMC) related UPDs
register "ScsEmmcHs400Enabled" = "0"
register "ScsEmmcDdr50Enabled" = "1"