erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Revert "soc/amd/glinda/cpu: Update smbios parameters"

Browse source 
This reverts commit 00b4a61dc5.

I have strong doubts that this is Glinda-specific, so this probably
should have been made common after verifying.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: Ie7fa0dca4c92f7bb0d49956aa9f1588b5fcba585
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86688
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Felix Held 2025-03-03 15:15:23 +01:00
commit 3a5c1ae56a
1 changed files with 0 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

16
src/soc/amd/glinda/cpu.c
View file

@ -17,22 +17,6 @@ unsigned int smbios_processor_external_clock(void)
{
return 100; // 100 MHz
}
unsigned int smbios_cache_error_correction_type(u8 level)
{
return SMBIOS_CACHE_ERROR_CORRECTION_MULTI_BIT;
}
unsigned int smbios_cache_conf_operation_mode(u8 level)
{
return SMBIOS_CACHE_OP_MODE_WRITE_BACK;
}
unsigned int smbios_cache_sram_type(void)
{
return SMBIOS_CACHE_SRAM_TYPE_PIPELINE_BURST;
}
static void zen_2_3_init(struct device *dev)
{
check_mca();