src/soc/mediatek/common/dp: Fix mask data type in mtk_dp_write_byte
TEST=emerge-rauru coreboot Change-Id: I2762d6ca024d60663f6dae0db62a959a191adc02 Signed-off-by: Yidi Lin <yidilin@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85917 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
This commit is contained in:
parent
57022e16a3
commit
1e56bc4851
2 changed files with 2 additions and 2 deletions
|
|
@ -54,7 +54,7 @@ void mtk_dp_mask(struct mtk_dp *mtk_dp, u32 offset, u32 val, u32 mask)
|
|||
clrsetbits32(addr, mask, val & mask);
|
||||
}
|
||||
|
||||
void mtk_dp_write_byte(struct mtk_dp *mtk_dp, u32 addr, u8 val, u32 mask)
|
||||
void mtk_dp_write_byte(struct mtk_dp *mtk_dp, u32 addr, u8 val, u8 mask)
|
||||
{
|
||||
if (addr % 2) {
|
||||
mtk_dp_write(mtk_dp, DP_TX_TOP_APB_WSTRB, 0x12);
|
||||
|
|
|
|||
|
|
@ -69,7 +69,7 @@ u32 mtk_dp_phy_read(struct mtk_dp *mtk_dp, u32 offset);
|
|||
void mtk_dp_phy_mask(struct mtk_dp *mtk_dp, u32 offset, u32 val, u32 mask);
|
||||
void mtk_dp_phy_write(struct mtk_dp *mtk_dp, u32 offset, u32 val);
|
||||
u32 mtk_dp_read(struct mtk_dp *mtk_dp, u32 offset);
|
||||
void mtk_dp_write_byte(struct mtk_dp *mtk_dp, u32 addr, u8 val, u32 mask);
|
||||
void mtk_dp_write_byte(struct mtk_dp *mtk_dp, u32 addr, u8 val, u8 mask);
|
||||
void mtk_dp_mask(struct mtk_dp *mtk_dp, u32 offset, u32 val, u32 mask);
|
||||
void mtk_dp_write(struct mtk_dp *mtk_dp, u32 offset, u32 val);
|
||||
void dptx_hal_verify_clock(struct mtk_dp *mtk_dp);
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue