erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/trulo/var/pujjolo: Add wlan rtd3 setting

Browse source 
Because of preventing S0ix fail caused by wlan, so according to
intel suggestion, add wlan rtd3 setting.

BUG=b:422600523
TEST= Build and boot to OS and check S0ix test using
`suspend_stress_test -c 5` work fine.

Change-Id: I959da35d60e0da058727519d6db082ea415dbe2a
Signed-off-by: Luca Lai <luca.lai@lcfc.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88743
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Luca Lai 2025-08-11 16:59:00 +08:00 • committed by Subrata Banik
commit 13897bde9a
1 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/google/brya/variants/pujjolo/overridetree.cb
View file

@ -548,6 +548,12 @@ chip soc/intel/alderlake
register "add_acpi_dma_property" = "true"
device pci 00.0 on end
end
chip soc/intel/common/block/pcie/rtd3
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E10)"
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H20)"
register "srcclk_pin" = "3"
device generic 0 on end
end
end
device ref pcie_rp7 on
# Enable SD Card PCIE 7 using clk 3