Hung-Te Lin 1b8ca4bbfb armv7: Allow accessing ACTLR (Auxiliary Control Register). ... The ACTLR provides implementation defined configuration and control options for the processor. BUG=none TEST=emerge-peach_pit chromeos-coreboot-peach_pit # success. BRANCH=none Change-Id: I74df1ed7887eb3f16a1b8297db998ec2f8b18311 Signed-off-by: Hung-Te Lin <hungte@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/65107 Commit-Queue: Gabe Black <gabeblack@chromium.org>		2013-08-08 20:29:18 -07:00
..
arch	armv7: Allow accessing ACTLR (Auxiliary Control Register).	2013-08-08 20:29:18 -07:00
console	Don't try to use CBMEM console in bootblock	2013-06-20 15:51:33 -07:00
cpu	exynos5420: re-factor the SDMMC GPIO config routines	2013-08-08 20:29:00 -07:00
device	Log device path during resource allocation	2013-07-09 13:27:45 -07:00
drivers	Patch to refactor code containing aux calls	2013-08-02 17:32:37 -07:00
ec	chromeec: Add event methods for EC requested throttle	2013-08-01 00:30:25 -07:00
include	Timestamp implementation for ARMv7	2013-08-02 12:16:42 -07:00
lib	Pit: graphics	2013-08-05 20:53:23 -07:00
mainboard	pit: save setup_power() status and die later if needed	2013-08-07 17:24:08 -07:00
northbridge	haswell: Add pei_data field for USB routing	2013-07-31 13:15:53 -07:00
southbridge	lynxpoint: XHCI: Advertise D3 as lowest wake state	2013-07-31 13:15:56 -07:00
superio	Drop prototype guarding for romcc	2013-05-10 11:55:20 -07:00
vendorcode	Rename cpu/x86/car.h to arch/early_variables.h	2013-07-30 13:40:23 -07:00
Kconfig	Add a HAVE_ARCH_MEMMOVE option to allow overriding memmove.	2013-07-08 11:30:26 -07:00