This website requires JavaScript.
Explore
Help
Sign in
erebion
/
coreboot
Watch
1
Star
0
Fork
You've already forked coreboot
0
Code
Issues
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
b4413ece8b
coreboot
/
src
History
Download ZIP
Download TAR.GZ
Ronald G. Minnich
13275b3fea
Fixes for various acer stuff. Also, you can now #ifdef out the real-mode stuff
...
in start32.inc.
2000-12-13 03:49:26 +00:00
..
cpu
fix some typo
2000-12-07 01:43:28 +00:00
include
MSR names for L2 cache init
2000-12-06 10:58:20 +00:00
kernel_patches
remove test6 patch, every body should use test11 patch instead
2000-12-11 05:08:00 +00:00
lib
more clean up for printk messages
2000-12-06 11:02:36 +00:00
mainboard
more clean up for printk messages
2000-12-06 11:02:36 +00:00
northbridge
Fixes for various acer stuff. Also, you can now #ifdef out the real-mode stuff
2000-12-13 03:49:26 +00:00
northsouthbridge/sis
/630
more clean up for printk messages
2000-12-06 11:02:36 +00:00
pc80
clean up and some document for serial init stuff
2000-12-06 06:44:07 +00:00
ram
reorg
2000-10-17 03:24:23 +00:00
sdram
fixes.
2000-11-17 17:02:45 +00:00
southbridge
Setting up VIA VT5292 to see how it works. We've already hit a snag ...
2000-11-29 05:52:34 +00:00
superio
add LPT support
2000-12-07 07:34:40 +00:00