erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Ian Feng 0ef4bd807c mb/google/ocelot/var/ocelot: Update DDR5 memory configs 
This change updates memory configuration for DDR5.
1. Set SaGv frequencies
2. Configure gear settings
3. Map Channel/PHY clock

Bug=b:452542491
TEST=Build kodkod image.

Change-Id: I49939c8bde06b4a3148b48307b4ccbebf8ba560d
Signed-off-by: Ian Feng <ian_feng@compal.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/90070
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Pranava Y N <pranavayn@google.com>
2025-11-20 13:15:23 +00:00
..
acpi acpi: Move most of HEST ACPI table to common code 2025-09-30 23:52:09 +00:00
arch treewide: Fix include guards 2025-11-13 14:58:40 +00:00
commonlib lib/edid_fill_fb: Add dual pipe flag to lb_framebuffer_flags 2025-11-18 07:37:20 +00:00
console console: Fix flushing for slow consoles 2025-10-02 22:44:46 +00:00
cpu Makefile.mk: separate bootblocks into BOOTBLOCK and TOPSWAP 2025-11-16 18:35:27 +00:00
device device: Introduce reworked azalia verb table 2025-09-28 18:18:14 +00:00
drivers drivers/intel/fsp2_0: Add 1-bpp monochrome option for VGA mode 12 2025-11-19 13:57:02 +00:00
ec ec/dell/mec5035: Route power button event to host 2025-11-19 13:59:08 +00:00
include lib/edid_fill_fb: Add dual pipe flag to lb_framebuffer_flags 2025-11-18 07:37:20 +00:00
lib lib/edid_fill_fb: Add dual pipe flag to lb_framebuffer_flags 2025-11-18 07:37:20 +00:00
mainboard mb/google/ocelot/var/ocelot: Update DDR5 memory configs 2025-11-20 13:15:23 +00:00
northbridge Haswell NRI: Print and fill in memory-related info 2025-10-29 16:52:51 +00:00
sbom sbom: Fix build with merged bootblock and romstage 2025-07-07 14:29:29 +00:00
security tree: Use boolean for s3resume 2025-10-23 13:34:15 +00:00
soc soc/intel/pantherlake/romstage: Configure VGA mode 12 monochrome buffer 2025-11-19 13:56:41 +00:00
southbridge tree: Use boolean for s3resume 2025-10-23 13:34:15 +00:00
superio sio/nuvoton/common/nuvoton.h: Add common Nuvoton SIO LDNs 2025-10-29 16:56:07 +00:00
vendorcode vc/intel/fsp: Update WCL FSP headers to 3344_03 2025-10-31 21:05:07 +00:00
Kconfig Kconfig: Introduce HAVE_CBFS_FILE_OPTION_BACKEND 2025-09-17 04:18:07 +00:00