This patch adds new DID0 PCI device IDs for Intel PTL-H. Additionally, updates the System Agent driver's `systemagent_ids` list and Panther Lake SoC bootblock to support these new IDs. Source: Intel PTL-FAS. Document Number 812562 BUG=b:347669091 TEST=Build fatcat and boot with Panther Lake SoC with newly added MCH ID. With patch, coreboot log: `[DEBUG] MCH: device id b004 (rev 00) is Pantherlake H` `[DEBUG] MCH: device id b00a (rev 00) is Pantherlake H` Change-Id: I56e795696f661d88828d7549f856eee19c46c942 Signed-off-by: Jamie Ryu <jamie.m.ryu@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84916 Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com> |
||
|---|---|---|
| .. | ||
| dram | ||
| azalia_device.h | ||
| cardbus.h | ||
| device.h | ||
| gpio.h | ||
| i2c.h | ||
| i2c_bus.h | ||
| i2c_simple.h | ||
| mdio.h | ||
| mmio.h | ||
| path.h | ||
| pci.h | ||
| pci_def.h | ||
| pci_ehci.h | ||
| pci_ids.h | ||
| pci_mmio_cfg.h | ||
| pci_ops.h | ||
| pci_rom.h | ||
| pci_type.h | ||
| pciexp.h | ||
| pcix.h | ||
| pnp.h | ||
| pnp_def.h | ||
| pnp_ops.h | ||
| pnp_type.h | ||
| resource.h | ||
| smbus.h | ||
| smbus_def.h | ||
| smbus_host.h | ||
| soundwire.h | ||
| spi.h | ||
| usbc_mux.h | ||
| xhci.h | ||