This website requires JavaScript.
Explore
Help
Sign in
erebion
/
coreboot
Watch
1
Star
0
Fork
You've already forked coreboot
0
Code
Issues
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
38f8582088
coreboot
/
src
/
cpu
/
p6
History
Download ZIP
Download TAR.GZ
Eric W. Biederman
a3c4d998ee
- One more code sync up, change the startup code.
2002-10-25 22:57:21 +00:00
..
cache_ram_fini.inc
- One more code sync up, change the startup code.
2002-10-25 22:57:21 +00:00
cache_ram_init.inc
- One more code sync up, change the startup code.
2002-10-25 22:57:21 +00:00
cache_ram_start.inc
- Updates for the supermicro p4dc6 motherboard
2001-11-27 19:29:59 +00:00
Config
Depricate the config syntax `
option foo'' and assume people meant
`option foo=1''
2002-02-06 01:03:32 +00:00
earlymtrr.inc
Code changes from my work and the AMD760MP chipset.
2001-08-08 02:45:10 +00:00
l2_cache.c
Code changes from my work and the AMD760MP chipset.
2001-08-08 02:45:10 +00:00
microcode.c
- One more code sync up, change the startup code.
2002-10-25 22:57:21 +00:00
mtrr.c
src/arch/i386/boot/boot.c
2002-10-10 19:02:37 +00:00