erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/cpu
History
Andrew Ip 9798b43ceb Kevin Hester <kevinh@ispiri.com>, need an early invalidate before enabling cache
2002-12-14 06:27:26 +00:00
..
c3 Kevin Hester <kevinh@ispiri.com>, need an early invalidate before enabling cache 2002-12-14 06:27:26 +00:00
ev6 Minor fixes 2001-04-13 22:04:26 +00:00
i386 - One more code sync up, change the startup code. 2002-10-25 22:57:21 +00:00
i786 - One more code sync up, change the startup code. 2002-10-25 22:57:21 +00:00
k7 Bug fix the handling of struct mem_range for the athlon 2002-07-06 01:25:52 +00:00
p5 A fix for the old outb 0x80 based calibrate_tsc 2002-10-26 00:49:25 +00:00
p6 - One more code sync up, change the startup code. 2002-10-25 22:57:21 +00:00