mb/starlabs/{starbook/mtl,byte_adl}: Select USB4_PCIE_RESOURCES
Both of these boards have 20Gbps TBT2 ports, capable of accessing PCIe labels from the PCH. Therefore, select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES. Change-Id: I4528f2748d1fa3988296f695dac045de536c43df Signed-off-by: Sean Rhodes <sean@starlabs.systems> Reviewed-on: https://review.coreboot.org/c/coreboot/+/89597 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
parent
a7a49e5f74
commit
f665e189da
2 changed files with 2 additions and 0 deletions
|
|
@ -21,6 +21,7 @@ config BOARD_STARLABS_BYTE_SERIES
|
|||
select SOC_INTEL_COMMON_BLOCK_HDA_VERB
|
||||
select SOC_INTEL_COMMON_BLOCK_TCSS
|
||||
select SOC_INTEL_CRASHLOG
|
||||
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
|
||||
select SPD_READ_BY_WORD
|
||||
select SPI_FLASH_WINBOND
|
||||
select SYSTEM_TYPE_MINIPC
|
||||
|
|
|
|||
|
|
@ -120,6 +120,7 @@ config BOARD_STARLABS_STARBOOK_MTL
|
|||
select PMC_IPC_ACPI_INTERFACE
|
||||
select SKIP_SEND_CONNECT_TOPOLOGY_CMD
|
||||
select SOC_INTEL_COMMON_BLOCK_VTD
|
||||
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
|
||||
select SOC_INTEL_METEORLAKE
|
||||
select SOC_INTEL_METEORLAKE_U_H
|
||||
select SOC_INTEL_COMMON_BLOCK_TCSS
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue