erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starfighter: Correct reference for second TBT port

Browse source 
The second port was set to 07.0, which is the first port. Correct
this.

Change-Id: I8d1a046ea863beb921c103cb2aa82b09d75f2be7
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/89595
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Sean Rhodes 2025-10-15 14:40:15 +01:00
commit a7a49e5f74
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starfighter/variants/rpl/devtree.c
View file

@ -23,7 +23,7 @@ void devtree_update(void)
&cfg->power_limits_config[RPL_P_682_642_482_45W_CORE];
struct device *tbt_pci_dev_0 = pcidev_on_root(0x07, 0);
struct device *tbt_pci_dev_1 = pcidev_on_root(0x07, 0);
struct device *tbt_pci_dev_1 = pcidev_on_root(0x07, 1);
struct device *tbt_dma_dev = pcidev_on_root(0x0d, 2);
struct device *gna_dev = pcidev_on_root(0x08, 0);