soc/intel/pantherlake: Enable HW managed microphone privacy
Enable hardware-managed microphone privacy by setting the PchHdaMicPrivacyMode FSP UPD to 1. This feature was enabled by default in FSP previously but has since changed to disabled by default, so now coreboot explicitly enables this as it is a desired feature for Chrome platforms. The hardware-managed microphone privacy feature allows the platform to control the microphone mute state at the hardware level for enhanced privacy. TEST=Verify UPD value is set correctly and HW managed mic privacy is working as expected. Change-Id: I9a20bd129103aae35550104f6a7025484ef5e9c1 Signed-off-by: Zhixing Ma <zhixing.ma@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/88451 Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: <srinivas.kulkarni@intel.com>
This commit is contained in:
parent
4d9dacae16
commit
ebc2030ff7
1 changed files with 1 additions and 0 deletions
|
|
@ -730,6 +730,7 @@ static void fill_fsps_audio_params(FSP_S_CONFIG *s_cfg,
|
|||
s_cfg->PchHdaMicPrivacyHwModeSoundWire3 = 1;
|
||||
s_cfg->PchHdaMicPrivacyHwModeSoundWire4 = 1;
|
||||
s_cfg->PchHdaMicPrivacyHwModeDmic = 1;
|
||||
s_cfg->PchHdaMicPrivacyMode = 1;
|
||||
}
|
||||
|
||||
static void fill_fsps_iax_params(FSP_S_CONFIG *s_cfg,
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue