soc/amd/glinda: Only allow warm reset on Faegan
Select SOC_AMD_SUPPORTS_WARM_RESET on faegon only. Glinda doesn't currently support warm resets. Signed-off-by: Patrick Rudolph <patrick.rudolph@amd.com> Change-Id: Ic7a011827d16685bb3f2a13a576b7832a4929119 Reviewed-on: https://review.coreboot.org/c/coreboot/+/91163 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
parent
fcc53b1075
commit
e9dc589eab
2 changed files with 3 additions and 1 deletions
|
|
@ -92,7 +92,6 @@ config SOC_AMD_GLINDA_BASE
|
|||
select X86_AMD_FIXED_MTRRS
|
||||
select X86_INIT_NEED_1_SIPI
|
||||
select HAVE_X86_64_SUPPORT
|
||||
select SOC_AMD_SUPPORTS_WARM_RESET
|
||||
help
|
||||
AMD Glinda support
|
||||
|
||||
|
|
@ -105,6 +104,7 @@ config SOC_AMD_GLINDA
|
|||
config SOC_AMD_FAEGAN
|
||||
bool
|
||||
select SOC_AMD_GLINDA_BASE
|
||||
select SOC_AMD_SUPPORTS_WARM_RESET
|
||||
help
|
||||
AMD Faegan support
|
||||
|
||||
|
|
|
|||
|
|
@ -156,6 +156,8 @@ static void cgpll_clock_gate_init(void)
|
|||
|
||||
void fch_init(void *chip_info)
|
||||
{
|
||||
if (!CONFIG(SOC_AMD_SUPPORTS_WARM_RESET))
|
||||
set_resets_to_cold();
|
||||
i2c_soc_init();
|
||||
fch_init_acpi_ports();
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue