spd/ddr4: Double packageBusWidth of dual die package parts to 16
This fixes an error I made in my previous commit 8a83b86254 (spd/ddr4:
add parts), CB:90032. The package bus width for all the dual die parts
is indeed 16 rather than 8. This has been validated when porting
coreboot to the Lenovo Thinkpad X280 that uses soldered-on DDP RAM
(Samsung K4AAG165WB-MCRC).
Change-Id: I8baa7c979074584e65772315e66e787cef3202e4
Signed-off-by: Johann C. Rode <jcrode@gmx.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/90263
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
This commit is contained in:
parent
8753155f71
commit
e4a809d441
3 changed files with 8 additions and 8 deletions
|
|
@ -280,7 +280,7 @@
|
||||||
"CL_nRCD_nRP": 15,
|
"CL_nRCD_nRP": 15,
|
||||||
"capacityPerDieGb": 8,
|
"capacityPerDieGb": 8,
|
||||||
"diesPerPackage": 2,
|
"diesPerPackage": 2,
|
||||||
"packageBusWidth": 8,
|
"packageBusWidth": 16,
|
||||||
"ranksPerPackage": 1
|
"ranksPerPackage": 1
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
|
|
@ -313,7 +313,7 @@
|
||||||
"CL_nRCD_nRP": 17,
|
"CL_nRCD_nRP": 17,
|
||||||
"capacityPerDieGb": 8,
|
"capacityPerDieGb": 8,
|
||||||
"diesPerPackage": 2,
|
"diesPerPackage": 2,
|
||||||
"packageBusWidth": 8,
|
"packageBusWidth": 16,
|
||||||
"ranksPerPackage": 1
|
"ranksPerPackage": 1
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
|
|
@ -346,7 +346,7 @@
|
||||||
"CL_nRCD_nRP": 17,
|
"CL_nRCD_nRP": 17,
|
||||||
"capacityPerDieGb": 8,
|
"capacityPerDieGb": 8,
|
||||||
"diesPerPackage": 2,
|
"diesPerPackage": 2,
|
||||||
"packageBusWidth": 8,
|
"packageBusWidth": 16,
|
||||||
"ranksPerPackage": 1
|
"ranksPerPackage": 1
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
|
|
@ -368,7 +368,7 @@
|
||||||
"CL_nRCD_nRP": 17,
|
"CL_nRCD_nRP": 17,
|
||||||
"capacityPerDieGb": 8,
|
"capacityPerDieGb": 8,
|
||||||
"diesPerPackage": 2,
|
"diesPerPackage": 2,
|
||||||
"packageBusWidth": 8,
|
"packageBusWidth": 16,
|
||||||
"ranksPerPackage": 1
|
"ranksPerPackage": 1
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
|
|
|
||||||
|
|
@ -1,11 +1,11 @@
|
||||||
23 11 0C 03 85 21 91 08 00 00 00 00 01 03 00 00
|
23 11 0C 03 85 21 91 08 00 00 00 00 01 03 00 00
|
||||||
00 00 08 09 F4 03 00 00 71 71 71 11 08 79 F0 0A
|
00 00 08 09 F4 03 00 00 71 71 71 11 08 79 F0 0A
|
||||||
20 08 00 05 00 A8 1E 2B 2B 00 78 00 14 3C 00 00
|
20 08 00 05 00 F0 2B 34 2B 00 78 00 14 3C 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 EC B5 FE C3 C3 C3 C3 CA C1 00 00
|
00 00 00 00 00 EC 9C B5 C3 C3 C3 C3 CA C1 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
|
|
|
||||||
|
|
@ -1,11 +1,11 @@
|
||||||
23 11 0C 03 85 21 91 08 00 00 00 00 01 03 00 00
|
23 11 0C 03 85 21 91 08 00 00 00 00 01 03 00 00
|
||||||
00 00 07 08 F8 0F 00 00 72 72 72 11 00 72 F0 0A
|
00 00 07 08 F8 0F 00 00 72 72 72 11 00 72 F0 0A
|
||||||
20 08 00 05 00 A8 1B 2B 28 00 78 00 14 3C 00 00
|
20 08 00 05 00 F0 2B 34 28 00 78 00 14 3C 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 B5 D5 AC AC AC AC C1 D6 00 00
|
00 00 00 00 00 00 9C B5 AC AC AC AC C1 D6 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue