erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: intel: Fix romstage main() with asmlinkage

Browse source 
Backport from haswell.

Change-Id: I585639f8af47bd1d8c606789ca026c6d2d0cc785
Original-Signed-off-by: Kysti Mlkki <kyosti.malkki@gmail.com>
Original-Reviewed-on: https://review.coreboot.org/15225
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
(cherry-picked from commit e325b223a2)
Signed-off-by: Martin Roth <martinroth@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/354188
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@chromium.org>
This commit is contained in:
Kyösti Mälkki 2016-06-17 11:04:37 +03:00 • committed by chrome-bot
commit e1e658ad29
2 changed files with 12 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
src/include/cpu/intel/romstage.h
View file

@ -1,7 +1,12 @@
#ifndef _CPU_INTEL_ROMSTAGE_H
#define _CPU_INTEL_ROMSTAGE_H
#include <arch/cpu.h>
/* std signature of entry-point to romstage.c */
void main(unsigned long bist);
void mainboard_romstage_entry(unsigned long bist);
void * asmlinkage romstage_main(unsigned long bist);
#endif /* _CPU_INTEL_ROMSTAGE_H */