erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starlite_adl: Enable TLS Confidentiality GPIO

Browse source 
This board does not have a 20K Pull Down resistor fitted here,
meaning this will not change anything. However, it unifies the
the configuration with the other Star Labs boards.

Change-Id: Iee0adea21c124e0a421a1506310944cc883a73fb
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86066
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-01-20 11:39:22 +00:00
commit dcd50d45dc
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starlite_adl/variants/mk_v/gpio.c
View file

@ -148,7 +148,7 @@ const struct pad_config gpio_table[] = {
/* C2: TLS Confidentiality Weak Internal PD 20K
Low: Disabled
High: Enabled */
PAD_CFG_GPO(GPP_C2, 0, DEEP),
PAD_CFG_GPO(GPP_C2, 1, PLTRST),
/* C3: SML 0 Clock */
PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1),
/* C4: SML 0 Data */