UPSTREAM: mb/lenovo/*60: Remove not existing DIMMs from SPD map
Should result in a tiny speed bump in raminit since those addresses
are not checked for present DIMMs.
Checked in schematics of both Thinkpad X60 and T60 and tested to
configure raminit correctly for all DIMMs populated on X60.
BUG=none
BRANCH=none
TEST=none
Change-Id: Ib52cde02578aa34de55be6e9b482ba47019b9809
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: 000cc598cb
Original-Change-Id: I56c4f3176541bc75a8de3aac9f87526a77fc819b
Original-Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Original-Reviewed-on: https://review.coreboot.org/19862
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Original-Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://chromium-review.googlesource.com/515864
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
parent
e8ae44e55a
commit
d855ced429
2 changed files with 2 additions and 2 deletions
|
|
@ -172,7 +172,7 @@ void mainboard_romstage_entry(unsigned long bist)
|
|||
{
|
||||
int s3resume = 0;
|
||||
int dock_err;
|
||||
const u8 spd_addrmap[2 * DIMM_SOCKETS] = { 0x50, 0x52, 0x51, 0x53 };
|
||||
const u8 spd_addrmap[2 * DIMM_SOCKETS] = { 0x50, 0, 0x51, 0 };
|
||||
|
||||
|
||||
timestamp_init(get_initial_timestamp());
|
||||
|
|
|
|||
|
|
@ -171,7 +171,7 @@ static void early_ich7_init(void)
|
|||
void mainboard_romstage_entry(unsigned long bist)
|
||||
{
|
||||
int s3resume = 0;
|
||||
const u8 spd_addrmap[2 * DIMM_SOCKETS] = { 0x50, 0x52, 0x51, 0x53 };
|
||||
const u8 spd_addrmap[2 * DIMM_SOCKETS] = { 0x50, 0, 0x51, 0 };
|
||||
|
||||
|
||||
timestamp_init(get_initial_timestamp());
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue