erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/novacustom/mtl-h/devicetree.cb: Set SOC aux override

Browse source 
Set TCSS SOC Aux orientation override as per the mainboard schematic.

Change-Id: I45903f26a3f724e6bd82645b0fe3d1e919a84833
Signed-off-by: Michał Kopeć <michal.kopec@3mdeb.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86697
Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Michał Kopeć 2025-03-03 16:18:39 +01:00 • committed by Matt DeVillier
commit cc29db483f
1 changed files with 9 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

9
src/mainboard/novacustom/mtl-h/devicetree.cb
View file

@ -90,6 +90,15 @@ chip soc/intel/meteorlake
device ref crashlog on end
device ref vpu on end
device ref tcss_xhci on
# SOC Aux orientation override:
# This is a bitfield that corresponds to up to 4 TCSS ports.
# Bits (0,1) allocated for TCSS Port1 configuration and Bits (2,3)for TCSS Port2.
# Bits (4,5) allocated for TCSS Port3 configuration and Bits (6,7)for TCSS Port4.
# Bit0,Bit2,Bit4,Bit6 set to "1" indicates no retimer on USBC Ports
# Bit1,Bit3,Bit5,Bit7 set to "0" indicates Aux lines are not swapped on the
# motherboard to USBC connector
register "tcss_aux_ori" = "0x54"
register "tcss_ports" = "{
[0] = TCSS_PORT_DEFAULT(OC_SKIP), /* USB Type-C Port 1 (TBT) */
[1] = TCSS_PORT_DEFAULT(OC_SKIP), /* USB Type-C Port 2 (Non-TBT) */