erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: soc/intel/apollolake: Remove hardcode for TCO watchdog timer

Browse source 
Change-Id: Ie528b0ee3d447dcb819ccb7c0f832885da0f4257
Original-Signed-off-by: Andrey Petrov <andrey.petrov@intel.com>
Original-Reviewed-on: https://review.coreboot.org/14820
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
(cherry-picked from commit 664d585882)
Signed-off-by: Martin Roth <martinroth@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/346624
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Andrey Petrov 2016-05-15 22:12:35 -07:00 • committed by chrome-bot
commit c96ab5666c
2 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/soc/intel/apollolake/include/soc/pm.h
View file

@ -89,6 +89,7 @@
#define TCO_STS 0x64
#define TCO_TIMEOUT (1 << 3)
#define TCO1_CNT 0x68
#define TCO_TMR_HLT (1 << 11)
#define GPE0_REG_MAX 4
#define GPE0_REG_SIZE 32

6
src/soc/intel/apollolake/romstage.c
View file

@ -94,9 +94,9 @@ static void disable_watchdog(void)
uint32_t reg;
/* Stop TCO timer */
reg = inl(ACPI_PMIO_BASE + 0x68);
reg |= 1 << 11;
outl(reg, ACPI_PMIO_BASE + 0x68);
reg = inl(ACPI_PMIO_BASE + TCO1_CNT);
reg |= TCO_TMR_HLT;
outl(reg, ACPI_PMIO_BASE + TCO1_CNT);
}
static void migrate_power_state(int is_recovery)