erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/goog/ocelot/var/ocelot: Enable rp5 if PCIE WiFi detected

Browse source 
Enable rp5 if the FW_CONFIG bits for WIFI are set to WIFI_PCIE_6 or
WIFI_PCIE_7.

BUG=b:444509417
TEST=emerge-ocelot coreboot chromeos-bootimage', flash ocelot and
verify CNVI and PCIe WiFi solutions are detected correctly.

Change-Id: I077bfc48a82c354d1011ef756aa6aa55bf6951cd
Signed-off-by: Nick Vaccaro <nvaccaro@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/89838
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Appukuttan V K <appukuttan.vk@intel.com>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
This commit is contained in:
Nick Vaccaro 2025-10-30 14:54:04 -07:00
commit c189604f43
1 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
src/mainboard/google/ocelot/variants/ocelot/overridetree.cb
View file

@ -473,6 +473,16 @@ chip soc/intel/pantherlake
end
end # Gen4 M.2 SSD
device ref pcie_rp5 on
probe WIFI WIFI_PCIE_6
probe WIFI WIFI_PCIE_7
register "pcie_rp[PCIE_RP(5)]" = "{
.clk_src = 0,
.clk_req = 0,
.flags = PCIE_RP_CLK_REQ_DETECT | PCIE_RP_LTR | PCIE_RP_AER,
}"
end # M.2 WLAN KEY-E
device ref pcie_rp6 on
probe SD SD_GENSYS
probe SD SD_BAYHUB