mb/google/ocelot/var/ocelot: disable HDA GPIOs by default
Configure GPP_F10, GPP_F11, GPP_F12, GPP_F13, GPP_F16, and GPP_F17 as no-connects by default. These GPIOs will be enabled in fw_config.c if they are needed. BUG=b:447648103 TEST='emerge-ocelot coreboot chromeos-bootimage`, flash and boot ocelot and verify the AUDIO_ALC721_SNDW still works. Change-Id: I7c07581e2b29bfc3e83314a065fba7d418e07c2a Signed-off-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/89359 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Avi Uday <aviuday@google.com> Reviewed-by: Pranava Y N <pranavayn@google.com>
This commit is contained in:
parent
21f6ccf3a4
commit
aef86a7e89
1 changed files with 6 additions and 6 deletions
|
|
@ -142,17 +142,17 @@ static const struct pad_config gpio_table[] = {
|
|||
/* GPP_D09: I2S_MCLK_HDR */
|
||||
PAD_CFG_NF(GPP_D09, NONE, DEEP, NF1),
|
||||
/* GPP_D10: HDA_BCLK (HDR) */
|
||||
PAD_CFG_NF(GPP_D10, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_D10, NONE),
|
||||
/* GPP_D11: HDA_SYNC (HDR) */
|
||||
PAD_CFG_NF(GPP_D11, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_D11, NONE),
|
||||
/* GPP_D12: HDA_SDO (HDR) */
|
||||
PAD_CFG_NF(GPP_D12, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_D12, NONE),
|
||||
/* GPP_D13: HDA_SDI0 (HDR) */
|
||||
PAD_CFG_NF(GPP_D13, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_D13, NONE),
|
||||
/* GPP_D16: HDA_RST_N (HDR) */
|
||||
PAD_CFG_NF(GPP_D16, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_D16, NONE),
|
||||
/* GPP_D17: HDA_SDI1 (HDR) */
|
||||
PAD_CFG_NF(GPP_D17, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_D17, NONE),
|
||||
/* GPP_D19: NC */
|
||||
PAD_NC(GPP_D19, NONE),
|
||||
/* GPP_D21: GPP_D21_UFS_REFCLK_R */
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue