erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

This is closer to correct.

Browse source 
However, the 64M support for CAS size is not in yet.
This commit is contained in:
Ronald G. Minnich 2001-03-28 22:32:07 +00:00
commit ab2fe947d3
1 changed files with 3 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

10
src/northbridge/acer/m1631/ipl.S
View file

@ -270,16 +270,12 @@ sizeram:
roll $1, %esi
movb $7, (%esi)
cmpb $0, (%edi)
// If @0 is unchanged, then we have four banks.
jz 1f /* 4 banks */
/* NOTE 03-22-01 RGM
* I THINK THIS SHOULD BE 0x1800000!
*/
orl $0x1800000, %ecx
jmp 2f
// If @0 got overwritten, then we only have two banks.
/* clear 4 banks */
1:
andb $0xfe, %cl
2:
1:
WRITE_MCR0
/* Next line ASSUMES that eax contains 8000000xx