erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starbook/mtl: Adjust eSPI GPIO

Browse source 
Set the GPIO that enables eSPI to PLTRST to ensure that eSPI works
in S3.

Change-Id: Ibee64ccd9f21f33b764aacc4f97404ba56e5102e
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86899
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-03-17 15:23:47 +00:00
commit a675835326
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starbook/variants/mtl/gpio.c
View file

@ -95,7 +95,7 @@ const struct pad_config gpio_table[] = {
* HIGH: ENABLED
* LOW: DISABLED
* WEAK INTERNAL PD 20K */
PAD_CFG_GPO(GPP_C05, 1, DEEP),
PAD_CFG_GPO(GPP_C05, 1, PLTRST),
/* C06: SML1_CLK_USBC_PD_N */
PAD_CFG_NF_IOSTANDBY_IGNORE(GPP_C06, NONE, DEEP, NF1),
/* C07: SML1_DATA_USBC_PD_N */