erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starbook/mtl: Set Power Delivery GPIOs to ignore standby

Browse source 
Set the PMC alert and SML Clock/Data pins to IOSTANDBY_IGNORE to ensure
that they're still operational in S3.

Change-Id: I1dd7a9410211c50cc171645f6db82b15c52ff7ce
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86898
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-03-17 15:18:16 +00:00
commit cc6c6e10d3
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/starlabs/starbook/variants/mtl/gpio.c
View file

@ -97,9 +97,9 @@ const struct pad_config gpio_table[] = {
* WEAK INTERNAL PD 20K */
PAD_CFG_GPO(GPP_C05, 1, DEEP),
/* C06: SML1_CLK_USBC_PD_N */
PAD_CFG_NF(GPP_C06, NONE, DEEP, NF1),
PAD_CFG_NF_IOSTANDBY_IGNORE(GPP_C06, NONE, DEEP, NF1),
/* C07: SML1_DATA_USBC_PD_N */
PAD_CFG_NF(GPP_C07, NONE, DEEP, NF1),
PAD_CFG_NF_IOSTANDBY_IGNORE(GPP_C07, NONE, DEEP, NF1),
/* C08: SML1ALERT */
PAD_NC(GPP_C08, NONE),
/* C09: */
@ -182,7 +182,7 @@ const struct pad_config gpio_table[] = {
/* A20: M.2_CPU_SSD_RESET_N */
PAD_CFG_GPO(GPP_A20, 1, PLTRST),
/* A21: I2C_PMC_PD_INT_N */
PAD_CFG_NF(GPP_A21, NONE, DEEP, NF1),
PAD_CFG_NF_IOSTANDBY_IGNORE(GPP_A21, NONE, DEEP, NF1),
/* A22: */
PAD_NC(GPP_A22, NONE),
/* A23: */