erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update mainboard dts files to new style. Untested, but I tried to keep

Browse source 
the new settings as close as possible to the old settings.
All GeodeLX-based boards now include the geodelx/domain, geodelx/apic 
and geodelx/pci dts files.

Remove "enabled" keyword from the alix.1c main dts. (That's the only 
possibly critical change because it affects a working target. Tests on 
hardware appreciated. Should be harmless, though.)

Compile tested only for msm800sev, norwich and dbe61, and the situation 
is better than without the patch.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>

Tested and boots a working linux on alix1c.

Acked-by: Ronald G. Minnich <rminnich@gmail.com>



git-svn-id: svn://coreboot.org/repository/coreboot-v3@607 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-02-18 01:43:50 +00:00
commit 9b934a661d
4 changed files with 25 additions and 37 deletions
Download patch file Download diff file Expand all files Collapse all files

21
mainboard/adl/msm800sev/dts
View file

@ -23,22 +23,19 @@
/{
mainboard-vendor = "Advanced Digital Logic";
mainboard-name = "MSM800SEV";
cpus {
enabled;
cpus { };
apic@0 {
/config/("northbridge/amd/geodelx/apic");
};
domain0 {
enabled;
pcidomain = "0";
device0,0 {
enabled;
pcipath = "1,0";
domain@0 {
/config/("northbridge/amd/geodelx/domain");
pci@1,0 {
/config/("northbridge/amd/geodelx/pci");
};
southbridge {
pci@1,1 {
/config/("southbridge/amd/cs5536/dts");
pcipath = "1,1";
enabled;
};
superio {
ioport@46 {
/config/("superio/winbond/w83627hf/dts");
com1enable = "1";
};

20
mainboard/amd/norwich/dts
View file

@ -19,23 +19,19 @@
*/
/{
enabled;
mainboard-vendor = "AMD";
mainboard-name = "Norwich";
cpus {
enabled;
cpus { };
apic@0 {
/config/("northbridge/amd/geodelx/apic");
};
domain0 {
enabled;
pcidomain = "0";
device0,0 {
enabled;
pcipath = "1,0";
domain@0 {
/config/("northbridge/amd/geodelx/domain");
pci@1,0 {
/config/("northbridge/amd/geodelx/pci");
};
southbridge {
pci@1,1 {
/config/("southbridge/amd/cs5536/dts");
pcipath = "1,1";
enabled;
};
};
};

20
mainboard/artecgroup/dbe61/dts
View file

@ -75,21 +75,17 @@ end
/{
mainboard-vendor = "Artec Group";
mainboard-name = "DBE61";
enabled;
cpus {
enabled;
cpus { };
apic@0 {
/config/("northbridge/amd/geodelx/apic");
};
domain0 {
enabled;
pcidomain = "0";
device0,0 {
enabled;
pcipath = "1,0";
domain@0 {
/config/("northbridge/amd/geodelx/domain");
pci@1,0 {
/config/("northbridge/amd/geodelx/pci");
};
southbridge {
pci@1,1 {
/config/("southbridge/amd/cs5536/dts");
pcipath = "1,1";
enabled;
};
};
};

1
mainboard/pcengines/alix1c/dts
View file

@ -19,7 +19,6 @@
*/
/{
enabled;
mainboard-vendor = "PC Engines";
mainboard-name = "ALIX1.C";
cpus { };