erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

remove prebious bogus commit

Browse source
This commit is contained in:
Li-Ta Lo 2001-05-21 04:39:59 +00:00
commit 979fa7ec1f
1 changed files with 0 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

3
src/northsouthbridge/sis/550/550_regs.inc
View file

@ -66,9 +66,6 @@ northbridge_init_table:
// .byte 0x6B, 0x01 # 0x00 -> 66/133 MHZ, 0x01 -> 100 MHZ
// .byte 0x6C, 0x20 # 0x2E -> 66 MHZ, 0x20 -> 100 MHZ, 0x2C -> 133 MHZ
.byte 0x7a, 0x00 # Delay transaction, experimental
.byte 0x7b, 0x00
/* PCI Interface */
.byte 0x80, 0x01 #
.byte 0x81, 0xd1 #