erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

experimental stuff for delay transaction

Browse source
This commit is contained in:
Li-Ta Lo 2001-05-21 04:12:04 +00:00
commit 8abe081bd0
2 changed files with 20 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

5
src/northsouthbridge/sis/550/550_regs.inc
View file

@ -65,7 +65,10 @@ northbridge_init_table:
// .byte 0x6A, 0xC0 #
// .byte 0x6B, 0x01 # 0x00 -> 66/133 MHZ, 0x01 -> 100 MHZ
// .byte 0x6C, 0x20 # 0x2E -> 66 MHZ, 0x20 -> 100 MHZ, 0x2C -> 133 MHZ
.byte 0x7a, 0x00 # Delay transaction, experimental
.byte 0x7b, 0x00
/* PCI Interface */
.byte 0x80, 0x01 #
.byte 0x81, 0xd1 #

16
src/northsouthbridge/sis/550/southbridge.c
View file

@ -95,6 +95,19 @@ serial_irq_fixedup(void)
}
}
static void
south_fixup(void)
{
struct pci_dev *pcidev;
pcidev = pci_find_device(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_503, (void *)NULL);
if (pcidev != NULL) {
u8 reg;
pci_read_config_word(pcidev, 0x77, &temp);
pci_write_config_byte(pci_dev, 0x77, temp & 0xEF);
}
}
static void
acpi_fixup(void)
{
@ -158,5 +171,8 @@ final_southbridge_fixup()
serial_irq_fixedup();
acpi_fixup();
/* Delay transaction, experimental */
south_fixup();
DBG("Southbridge fixup done for SIS 503\n");
}