erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/trulo/var/pujjolo: Change ICCmax at VCCIN_AUX from 25A to 27A

Browse source 
Becasue of requirement for VCCANA power from MBVR mode to FIVR mode,
so change ICCmax at VCCIN_AUX will be from 25A to 27A due to
internal VR.

BUG=b:417662158
TEST=Build and boot to OS at the rework motherboard and verfied by
power team.

Change-Id: Ie036412c0e435cfce39940de6bab363f9e875f42
Signed-off-by: Luca Lai <luca.lai@lcfc.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88558
Reviewed-by: Eric Lai <ericllai@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Luca Lai 2025-07-25 09:34:34 +08:00 • committed by Subrata Banik
commit 953957e961
2 changed files with 12 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/mainboard/google/brya/variants/pujjolo/Makefile.mk
View file

@ -6,4 +6,5 @@ romstage-y += memory.c
ramstage-y += gpio.c
ramstage-y += variant.c
ramstage-y += ramstage.c
ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_HDA_VERB) += hda_verb.c

11
src/mainboard/google/brya/variants/pujjolo/ramstage.c Normal file
View file

@ -0,0 +1,11 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <soc/ramstage.h>
void mainboard_silicon_init_params(FSP_S_CONFIG *params)
{
/* Refer to FSP Silicon (soc/intel/alderlake/fsp_params.c)
VccIn Aux Imon IccMax. Values are in 1/4 Amp increments */
params->VccInAuxImonIccImax = 108; /* 30000(30A) * 4 / 1000 */
printk(BIOS_INFO, "Override VccInAuxImonIccImax = %d\n", params->VccInAuxImonIccImax);
}