erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/trulo/var/uldrenite: Configure GPP_E9 as NF2

Browse source 
GPP_E9 was wrongly configured to NF1 instead of NF2 i.e. ISH_GP4.
Reference: Intel doc#648094

BUG=b:410645679
TEST=Check GPIO config in the OS.

Change-Id: I43e3ec2e29138d59ed82e5ff4b264ab8dc3a39fb
Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87471
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yuval Peress <peress@google.com>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
John Su 2025-04-28 11:03:43 +08:00 • committed by Subrata Banik
commit 92955fbfa6
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/brya/variants/uldrenite/gpio.c
View file

@ -177,7 +177,7 @@ static const struct pad_config gpio_table[] = {
/* E8 : GPP_E8 ==> WLAN_DISABLE_L */
PAD_CFG_GPO(GPP_E8, 1, DEEP),
/* E9 : GPP_E9 ==> SOC_ACC2_INT# */
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF2),
/* E10 : NC */
PAD_NC_LOCK(GPP_E10, NONE, LOCK_CONFIG),
/* E11 : NC */