erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/qualcomm/x1p42100/qclib: Support to pack and load CPR binary in CBFS

Browse source 
CPR image is required by Qclib for PMIC initialization. This patch adds
support to pack and load the CPR binary, reserves memory for CPR
settings in the memory layout and adds CPR entry in if_table which
is passed to Qclib.

TEST=1. Create an image.serial.bin and ensure it boots on X1P42100.
2. Verified using CPR load log from coreboot.
```
[INFO ]  CBFS: Found 'fallback/cpr' @0xa3900 size 0x46d in mcache
		@0x1485e340
[INFO ]  VB2:vb2_secdata_kernel_get() VB2_SECDATA_KERNEL_FLAGS not
		supported for secdata_kernel v0, return 0
[INFO ]  VB2:vb2_digest_init() 1133 bytes, hash algo 2, HW acceleration
		forbidden
[INFO ]  CBFS: Found 'fallback/shrm_meta' @0xebb80 size 0xb0d in mcache
		@0x1485e7c0
```

Change-Id: I58161a1d05222c84e077ada1024db50440e783f1
Signed-off-by: Swathi Tamilselvan <tswathi@qualcomm.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88870
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Swathi Tamilselvan 2025-08-20 14:59:35 +05:30 • committed by Subrata Banik
commit 8d2df573a8
3 changed files with 17 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/soc/qualcomm/x1p42100/Makefile.mk
View file

@ -120,6 +120,14 @@ $(DTB_CBFS)-type := raw
$(DTB_CBFS)-compression := $(CBFS_COMPRESS_FLAG)
cbfs-files-y += $(DTB_CBFS)
################################################################################
CPR_FILE := $(X1P42100_BLOB)/boot/$(DTB_DCB_BLOB_PATH)/cpr.bin
CPR_CBFS := $(CONFIG_CBFS_PREFIX)/cpr
$(CPR_CBFS)-file := $(CPR_FILE)
$(CPR_CBFS)-type := raw
$(CPR_CBFS)-compression := $(CBFS_PRERAM_COMPRESS_FLAG)
cbfs-files-y += $(CPR_CBFS)
################################################################################
UART_FW_FILE := $(X1P42100_BLOB)/qup_fw/uart_fw.bin
UART_FW_CBFS := $(CONFIG_CBFS_PREFIX)/uart_fw

1
src/soc/qualcomm/x1p42100/memlayout.ld
View file

@ -36,6 +36,7 @@ SECTIONS
REGION(qc_blob_meta, 0x14888000, 16K, 4K)
REGION(aop_blob_meta, 0x1488c000, 16K, 4K)
REGION(qclib, 0x14897000, 1536K, 4K)
REGION(cpr_settings, 0x14A17000, 12K, 4K)
PRERAM_CBMEM_CONSOLE(0x14A30000, 32K)
OVERLAP_DECOMPRESSOR_VERSTAGE_ROMSTAGE(0x14A38000, 132K)
REGION(auth_metadata,0x14A7D000 , 8K, 4K)

8
src/soc/qualcomm/x1p42100/qclib.c
View file

@ -19,6 +19,14 @@ int qclib_soc_override(struct qclib_cb_if_table *table)
}
qclib_add_if_table_entry(QCLIB_TE_DTB_SETTINGS, _dtb, data_size, 0);
/* Attempt to load CPR Blob */
data_size = cbfs_load(qclib_file(QCLIB_CBFS_CPR), _cpr_settings, REGION_SIZE(cpr_settings));
if (!data_size) {
printk(BIOS_ERR, "[%s] /cpr failed\n", __func__);
return -1;
}
qclib_add_if_table_entry(QCLIB_TE_CPR_SETTINGS, _cpr_settings, data_size, 0);
/* Attempt to load shrm_meta Blob */
data_size = cbfs_load(qclib_file(QCLIB_CBFS_SHRM_META),
_qc_blob_meta, REGION_SIZE(qc_blob_meta));