erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

moving DLL stuff out from ipl.S

Browse source
This commit is contained in:
Li-Ta Lo 2000-11-27 06:37:33 +00:00
commit 8a7abb9b5e
4 changed files with 10 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/leadtek/winfast6300/mainboard.c
View file

@ -15,6 +15,6 @@ final_mainboard_fixup(void)
final_superio_fixup();
printk(KERN_INFO
"Final mainboard fixup done for Winfast 6300 (and similar)\n");
"Final mainboard fixup done for Winfast 6300 (and similar)\n");
}

19
src/northsouthbridge/sis/630/ipl.S
View file

@ -365,29 +365,14 @@ sdram_type_bank_2:
pci_init_table:
# Reg. Value times
# .byte 0x55, 0x01 #0x01
# .byte 0x04, 0x05 #0x01
#ifndef SIS630S
.byte 0x8c, 0x66 # set Clock DLL control register
.byte 0x8d, 0x66 # 0x8c ~ 0x8f,
.byte 0x8e, 0x03 # these values are very M/B
.byte 0x8f, 0x55 # specific
#else /* SIS630S */
.byte 0x8c, 0x27 # set Clock DLL control register
.byte 0x8d, 0x77 # 0x8c ~ 0x8f,
.byte 0x8e, 0x01 # these values are very M/B
.byte 0x8f, 0x07 # specific
#endif /* SIS630S */
#include "dll.inc"
.byte 0x57, 0x80 #0x01
.byte 0x57, 0x40 #0x01
.byte 0x57, 0x20 #0x06
.byte 0x57, 0x20 #0x06
.byte 0x57, 0x20 #0x06
# .byte 0x57, 0x20 #0x06
# .byte 0x57, 0x20 #0x06
# .byte 0x57, 0x20 #0x06
.byte 0x52, 0x01 #0x01
.byte 0x00 /* Null, End of table */

2
src/northsouthbridge/sis/630/ipl.h
View file

@ -11,7 +11,7 @@
#define SPL_RAM_SEG 0x8000
#define DOC_SPL_START_BLK 2 /* 0,1 for IPL */
#define DOC_SPL_SIZE_IN_PAGE 126 /* 1 page = 512 bytes, 256k */
#define DOC_SPL_SIZE_IN_PAGE 126 /* 1 page = 512 bytes, total 63kB */
#define RET_LABEL(label) \
jmp label##_done

7
src/northsouthbridge/sis/630/southbridge.c
View file

@ -43,8 +43,9 @@ void nvram_on()
/* turn on sis630 nvram. */
pcidev = pci_find_device(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_503, (void *)NULL);
if (pcidev != NULL) {
/* Enable FFF80000 to FFFFFFFF decode */
pci_write_config_byte(pcidev, 0x40, 0x03);
/* Enable FFF80000 to FFFFFFFF decode. You have to also enable
PCI Posted write for devices on sourthbridge */
pci_write_config_byte(pcidev, 0x40, 0x33);
/* Flash can be flashed */
pci_write_config_byte(pcidev, 0x45, 0x40);
printk(KERN_INFO "Enabled in SIS 503 regs 0x40 and 0x45\n");
@ -75,6 +76,7 @@ final_southbridge_fixup()
{
struct pci_dev *pcidev;
#ifdef OLD_KERNEL_HACK
// ethernet fixup. This should all work, and doesn't, yet.
// so we hack it for now.
// need a manifest constant for the enet device.
@ -168,6 +170,7 @@ final_southbridge_fixup()
} else {
printk(KERN_EMERG "Can't find south bridge!\n");
}
#endif /* OLD_KERNEL_HACK */
printk(KERN_INFO "Southbridge fixup done for SIS 503\n");
}