erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

fixes to ipl.S for acer

Browse source
This commit is contained in:
Ronald G. Minnich 2000-12-08 22:58:04 +00:00
commit 81b6860bae
1 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
src/northbridge/acer/m1631/ipl.S
View file

@ -115,7 +115,7 @@ sizeram:
#else
movb $4, %es:(%esi)
#endif
cmpb $4, %es:(%esi)
cmpb $4, 0
jne 1f
inc %cl
rol $1, %esi
@ -123,7 +123,6 @@ sizeram:
/* size is now in esi */
/* %ecx has setting for register */
1:
ror $1, %esi
rol $20, %ecx
/* set 4 banks. */
orb $1, %cl
@ -140,7 +139,7 @@ sizeram:
movb $7, 0x4000
cmpb $0, 0
jz 1f /* only one bank */
orl $80000, %ecx
orl $0x80000, %ecx
1:
/* clear 4 banks */
andb $0xfe, %cl