erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/ptl: Define config option for Wildcat Lake (WCL)

Browse source 
This is same as PTL U/H at the moment.

BUG=b:372502513
TEST=Build AP firmware image.

Change-Id: Ibc51cb90bc13a442587d3dc187638544cb633a0f
Signed-off-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86691
Reviewed-by: Jayvik Desai <jayvik@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Kapil Porwal 2025-03-03 11:06:33 +05:30 • committed by Subrata Banik
commit 7eb53f8623
1 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/soc/intel/pantherlake/Kconfig
View file

@ -127,6 +127,12 @@ config SOC_INTEL_PANTHERLAKE_H
help
Choose this option if the mainboard is built using PTL-H 4Xe system-on-a-chip (SoC).
config SOC_INTEL_WILDCATLAKE
bool
select SOC_INTEL_PANTHERLAKE_U_H
help
Choose this option if the mainboard is built using WCL system-on-a-chip (SoC).
if SOC_INTEL_PANTHERLAKE_BASE
config SOC_INTEL_PANTHERLAKE_TCSS_USB4_SUPPORT