erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: intel/i945: Fix up whitespace and indentation

Browse source 
Fix up the whitespace issues introduced in commit 39bfc6cb
(nb/i945/raminit.c: Fix dll timings on 945GC).

BUG=none
BRANCH=none
TEST=none

Change-Id: I554ffd57aad825befe86f659dd25c246c9029f1d
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: bce7e33f23
Original-Change-Id: I3a4152866226401bc51c7fb1752aab541a4c72b0
Original-Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Original-Reviewed-on: https://review.coreboot.org/18465
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Nico Huber <nico.h@gmx.de>
Original-Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-on: https://chromium-review.googlesource.com/446383
This commit is contained in:
Paul Menzel 2017-02-22 18:46:27 +01:00 • committed by chrome-bot
commit 6983c4ddd7
1 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

14
src/northbridge/intel/i945/raminit.c
View file

@ -1238,15 +1238,15 @@ static void sdram_program_dll_timings(struct sys_info *sysinfo)
/* We drive both channels with the same speed */
if (IS_ENABLED(CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GM)) {
switch (sysinfo->memory_frequency) {
case 400: chan0dll = 0x26262626; chan1dll = 0x26262626; break; /* 400MHz */
case 533: chan0dll = 0x22222222; chan1dll = 0x22222222; break; /* 533MHz */
case 667: chan0dll = 0x11111111; chan1dll = 0x11111111; break; /* 667MHz */
case 400: chan0dll = 0x26262626; chan1dll = 0x26262626; break; /* 400MHz */
case 533: chan0dll = 0x22222222; chan1dll = 0x22222222; break; /* 533MHz */
case 667: chan0dll = 0x11111111; chan1dll = 0x11111111; break; /* 667MHz */
}
} else if (IS_ENABLED(CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC)) {
switch (sysinfo->memory_frequency) {
case 400: chan0dll = 0x33333333; chan1dll = 0x33333333; break; /* 400MHz */
case 533: chan0dll = 0x24242424; chan1dll = 0x24242424; break; /* 533MHz */
case 667: chan0dll = 0x25252525; chan1dll = 0x25252525; break; /* 667MHz */
case 400: chan0dll = 0x33333333; chan1dll = 0x33333333; break; /* 400MHz */
case 533: chan0dll = 0x24242424; chan1dll = 0x24242424; break; /* 533MHz */
case 667: chan0dll = 0x25252525; chan1dll = 0x25252525; break; /* 667MHz */
}
}
@ -1258,7 +1258,7 @@ static void sdram_program_dll_timings(struct sys_info *sysinfo)
if (IS_ENABLED(CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC)) {
MCHBAR8(C0R0B00DQST + (i * 0x10) + 8) = chan0dll & 0xff;
MCHBAR8(C1R0B00DQST + (i * 0x10) + 8) = chan1dll & 0xff;
}
}
}
}