erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/nissa/var/dirks: Add romstage early graphics for dirks

Browse source 
Dirks is chromebox, enable early graphics support for HDMI.

BUG=b:399236160
TEST=On-screen text message seen during MRC training on dirks

Change-Id: I8ab2c3a2cc72059facbbc0bba59cc480a5081a9e
Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87020
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
Reviewed-by: Ivy Jian <ivy.jian@quanta.corp-partner.google.com>
Reviewed-by: Jayvik Desai <jayvik@google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
This commit is contained in:
David Wu 2025-03-27 11:57:34 +08:00 • committed by Subrata Banik
commit 566f87a249
2 changed files with 32 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/brya/variants/baseboard/nissa/gma-mainboard.ads
View file

@ -9,5 +9,7 @@ use HW.GFX.GMA.Display_Probing;
private package GMA.Mainboard is
ports : constant Port_List :=
(eDP,
HDMI1,
HDMI2,
others => Disabled);
end GMA.Mainboard;

30
src/mainboard/google/brya/variants/dirks/gpio.c
View file

@ -2,6 +2,7 @@
#include <baseboard/gpio.h>
#include <baseboard/variants.h>
#include <intelblocks/early_graphics.h>
#include <soc/gpio.h>
/* Pad configuration in ramstage for dirks */
@ -146,6 +147,35 @@ static const struct pad_config romstage_gpio_table[] = {
PAD_CFG_GPO(GPP_H20, 1, DEEP),
};
const struct pad_config early_graphics_gpio_table[] = {
/* A18 : NC ==> HDMI2_HPD*/
PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1),
/* A20 : DDSP_HPD2 ==> EC_SOC_HDMI_HPD */
PAD_CFG_NF(GPP_A20, NONE, DEEP, NF1),
/* E14 : DDSP_HPDA ==> HDMI1_HPD */
PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1),
/* E20 : DDP2_CTRLCLK ==> HDMI_DDC_SCL */
PAD_CFG_NF(GPP_E20, NONE, DEEP, NF1),
/* E21 : DDP2_CTRLDATA ==> HDMI_DDC_SDA_STRAP */
PAD_CFG_NF(GPP_E21, NONE, DEEP, NF1),
/* E22 : DDPA_CTRLCLK ==> DDPA_CTRLCLK */
PAD_CFG_NF(GPP_E22, NONE, DEEP, NF1),
/* E23 : DDPA_CTRLDATA ==> DDPA_CTRLDATA */
PAD_CFG_NF(GPP_E23, NONE, DEEP, NF1),
/* H15 : HDMI_SRC_DDC_SCL */
PAD_CFG_NF(GPP_H15, NONE, DEEP, NF1),
/* H17 : HDMI_SRC_DDC_SDA */
PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),
};
const struct pad_config *variant_early_graphics_gpio_table(size_t *num)
{
*num = ARRAY_SIZE(early_graphics_gpio_table);
return early_graphics_gpio_table;
}
const struct pad_config *variant_gpio_override_table(size_t *num)
{
*num = ARRAY_SIZE(override_gpio_table);