mb/google/brox/var/lotso: Set slew rate to 1/8
Set slow slew rate VCCIA and VCCGT to SLEW_FAST_8. The slope of the voltage measured by the oscilloscope 4 mV/us is close to the theoretical value of 3.75 mV/us. BUG=b:404416910 TEST=emerge-brox coreboot chromeos-bootimage USE=fw_debug confirm SlowSlewRate set to 2 at FSP Change-Id: I7ec05c6a20997fcc094b20fa763eb3bc030fefa1 Signed-off-by: Jian Tong <tongjian@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/88696 Reviewed-by: Dengwu Yu <yudengwu@huaqin.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
parent
c114906239
commit
543fb60ec4
1 changed files with 2 additions and 2 deletions
|
|
@ -74,8 +74,8 @@ chip soc/intel/alderlake
|
|||
|
||||
# Acoustic settings
|
||||
register "acoustic_noise_mitigation" = "1"
|
||||
register "slow_slew_rate[VR_DOMAIN_IA]" = "SLEW_FAST_4"
|
||||
register "slow_slew_rate[VR_DOMAIN_GT]" = "SLEW_FAST_4"
|
||||
register "slow_slew_rate[VR_DOMAIN_IA]" = "SLEW_FAST_8"
|
||||
register "slow_slew_rate[VR_DOMAIN_GT]" = "SLEW_FAST_8"
|
||||
register "fast_pkg_c_ramp_disable[VR_DOMAIN_IA]" = "1"
|
||||
register "fast_pkg_c_ramp_disable[VR_DOMAIN_GT]" = "1"
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue