erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/cannonlake: Hook up S0ix setting to option API

Browse source 
Hook up the s0ix_enable setting to the option API, so it can be changed
at runtime without recompilation. Default to the value set by the
mainboard.

Change-Id: I1c51e653a9e34bb7f5ac07bcae8481be269f83cf
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87400
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com>
This commit is contained in:
Matt DeVillier 2025-04-21 10:34:22 -05:00
commit 509b01c3b6
1 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
src/soc/intel/cannonlake/fsp_params.c
View file

@ -381,6 +381,10 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
s_cfg->PchPmSlpS0Vm070VSupport = config->PchPmSlpS0Vm070VSupport;
s_cfg->PchPmSlpS0Vm075VSupport = config->PchPmSlpS0Vm075VSupport;
/* S0ix */
config->s0ix_enable = get_uint_option("s0ix_enable", config->s0ix_enable);
s_cfg->PchPmSlpS0Enable = config->s0ix_enable;
/* Lan */
s_cfg->PchLanEnable = is_devfn_enabled(PCH_DEVFN_GBE);
if (s_cfg->PchLanEnable) {
@ -433,9 +437,6 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
s_cfg->PchPmPcieWakeFromDeepSx = config->LanWakeFromDeepSx;
s_cfg->PchPmWolEnableOverride = config->WolEnableOverride;
/* S0ix */
s_cfg->PchPmSlpS0Enable = config->s0ix_enable;
/* disable Legacy PME */
memset(s_cfg->PcieRpPmSci, 0, sizeof(s_cfg->PcieRpPmSci));