erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/ipq806x : Add CONFIG_TTB_BUFFER for the soc.

Browse source 
Define a base address for page table entries. Place it 64KB below the
bootblock loading address.

BUG=chrome-os-partner:28467
TEST=verified that the page tables are being populated at this
     address. Also observed that the SPI driver takes 900 ns to
     process a byte as opposed to 1.5 us in case caching is not
     enabled.

Change-Id: I3d8bd3104c55389aa5768033642ebbf1fda0fec7
Signed-off-by: Deepa Dinamani <deepad@codeaurora.org>
Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/200332
This commit is contained in:
Deepa Dinamani 2014-05-13 13:49:42 -07:00 • committed by chrome-internal-fetch
commit 483dbea46c
1 changed files with 4 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/soc/qualcomm/ipq806x/Kconfig
View file

@ -71,4 +71,8 @@ config CBFS_CACHE_SIZE
hex "size of CBFS cache data"
default 0x00016000
config TTB_BUFFER
hex "memory address for page tables"
default 0x405f0000
endif